Line 2: |
Line 2: |
| | | |
| A 25-pin daughtercard for Mesa FPGA boards. There is are separate sourcing and sinking editions of the board for the field I/O. | | A 25-pin daughtercard for Mesa FPGA boards. There is are separate sourcing and sinking editions of the board for the field I/O. |
| + | |
| + | == Wiring == |
| + | |
| + | * [http://www.mesanet.com/pdf/parallel/7i76man.pdf#page=9 Page 9] (3 in the PDF) shows the connector locations |
| + | * [http://www.mesanet.com/pdf/parallel/7i76man.pdf#page=10 Page 10] (4 in the PDF) shows the FPGA side DB-25 pinout |
| + | * [http://www.mesanet.com/pdf/parallel/7i76man.pdf#page=11 Pages 11-12] (5-6 in the PDF) show the TB2/TB3 step/direction pinouts |
| + | * [http://www.mesanet.com/pdf/parallel/7i76man.pdf#page=12 Page 12] (6 in the PDF) shows the TB3 encoder input pinout |
| + | * [http://www.mesanet.com/pdf/parallel/7i76man.pdf#page=12 Page 12] (6 in the PDF) shows the TB3 Smart Serial (RS-422) pinout |
| + | * [http://www.mesanet.com/pdf/parallel/7i76man.pdf#page=17 Page 17] (11 in the PDF) shows the TB3 Smart Serial (RS-422) pinout with CAT5 wiring scheme |
| + | * [http://www.mesanet.com/pdf/parallel/7i76man.pdf#page=13 Page 13] (7 in the PDF) shows the TB4 spindle output pinout |
| + | * [http://www.mesanet.com/pdf/parallel/7i76man.pdf#page=14 Pages 14-15] (8-9 in the PDF) show the TB5 field I/O pinout |
| + | * [http://www.mesanet.com/pdf/parallel/7i76man.pdf#page=16 Page 16] (10 in the PDF) shows the TB1 field power pinout |
| + | |
| + | Give that all of the FPGA pins are being driven to +5V (high), the 7i76 has the following output levels with respect to digital ground: |
| + | |
| + | {| class="wikitable" |
| + | ! TBx Pin |
| + | ! Voltage |
| + | |- |
| + | | STEP/DIRx+ |
| + | | +5V (high) |
| + | |- |
| + | | STEP/DIRx- |
| + | | 0V (low) |
| + | |- |
| + | | RS-422 TX+ |
| + | | 0V (low) |
| + | |- |
| + | | RS-422 TX- |
| + | | +5V (high) |
| + | |- |
| + | | RS-422 RX+ |
| + | | +2.5V (invalid) |
| + | |- |
| + | | RS-422 RX- |
| + | | +2.5V (invalid) |
| + | |} |
| + | |
| + | == Dimensions == |
| + | |
| + | * [http://www.mesanet.com/pdf/parallel/7i76man.pdf#page=58 Page 58] (52 in the PDF) shows a dimensional diagram |
| | | |
| == Bill of Materials == | | == Bill of Materials == |
Line 34: |
Line 75: |
| | [https://www.digikey.com/en/products/detail/microchip-technology/DSPIC33FJ16GS402-I-SO/2059890 Microchip DSPIC33FJ16GS402-I/SO] | | | [https://www.digikey.com/en/products/detail/microchip-technology/DSPIC33FJ16GS402-I-SO/2059890 Microchip DSPIC33FJ16GS402-I/SO] |
| |- | | |- |
− | | U9,U12 | + | | U9 |
| | [onsemi logo] ACT 540 PSLJ [TSSOP-20] | | | [onsemi logo] ACT 540 PSLJ [TSSOP-20] |
| | [https://www.digikey.com/en/products/detail/onsemi/MC74ACT540DTR2G/1479746 onsemi MC74ACT540DTR2G] | | | [https://www.digikey.com/en/products/detail/onsemi/MC74ACT540DTR2G/1479746 onsemi MC74ACT540DTR2G] |
| + | |- |
| + | | U12 |
| + | | [onsemi logo] ACT 541 PBLH [TSSOP-20] |
| + | | [https://www.digikey.com/en/products/detail/onsemi/MC74ACT541DTR2G/920949 onsemi MC74ACT541DTR2G] |
| |- | | |- |
| | U10,U11,U14,U15 | | | U10,U11,U14,U15 |
Line 85: |
Line 130: |
| [http://store.mesanet.com/index.php?route=product/product&product_id=119 7i76 | Mesa Web Store] | | [http://store.mesanet.com/index.php?route=product/product&product_id=119 7i76 | Mesa Web Store] |
| | | |
− | [http://store.mesanet.com/index.php?route=product/product&product_id=322 7i76 | Mesa Web Store] | + | [http://store.mesanet.com/index.php?route=product/product&product_id=322 7i76D | Mesa Web Store] |